



Performance Analysis of the Quantum Processor: Based on Reversible Shift Register Using QCA

Rajinder Tiwari, Anil Kumar and Preeta Sharan

EasyChair preprints are intended for rapid dissemination of research results and are integrated with the rest of EasyChair.

October 3, 2022

PERFORMANCE ANALYSIS OF THE QUANTUM PROCESSOR: BASED ON REVERSIBLE SHIFT REGISTER USING QCA

^{1,2}**Rajinder Tiwari**

¹Research Scholar, Department of ECE, ASET, Amity University,
Lucknow (India).

²Assoc. Professor, Department of ECE, Model Institute of Engineering &
Technology (MIET), Jammu (India)
trajan@rediffmail.com.

Anil Kumar

Asst. Pro VC & Director, ASET, Amity University, Lucknow (India).
akumar3@lko.amity.edu.

Preeta Sharan

Professor, Department of ECE, The Oxford College of Engineering &
Technology, Bengaluru (India).
sharan.preet@gmail.com.

Recepción: 05/04/2020

Aceptación:

Publicación:

ABSTRACT

The concept of the reversible logic depends on the dominant modules of a processor that has motivated to obtain the performance analysis of the quantum based processors. In continuation to this discussion, the shift register can be studied with the use of the reversible logic which is capable of shifting the bits of the information towards both side i.e. left and right. In this process of the analysis of the quantum processor, the Quantum Computational Automata (QCA) as well as Verilog, software has been used so as to simulate the parameters of the device and then obtain the characteristics of the device. In this discussion, a reversible logical computing based approach has been mentioned that can be used in the ALU of a quantum processor with the help of D-type FFs or its combination that act as an inevitable and the most crucial basic building block in the design of quantum processor. This circuit has been design and analyzed for the most dominant parameters, say, size of cell, number of cells used, delay, temperature dependency, power dissipation, etc. This proposed circuit which acts as an alternative to the CMOS technology, has been analyzed for a typical range of the power dissipation (650 – 750 meV), temperature range (1°K – 10°K).

KEYWORDS

QCA, CMOS, Power Dissipation, QCA Well, Shift Register, Reversible Logic Computation, Quantum Processor.

1. INTRODUCTION

The QCA is the foremost and potentially promising technology which has been accepted for the typical Nano range of the frequency in the device implementations. In other words, we can say that this QCA has been emerged as the solution to the limitations of the CMOS Technology existing in the range of microns or micro of the frequency i.e. in terms of speed or delay of the data transmission, density or area in terms of the number of quantum cell used, etc. Due to this unique feature of the quantum computing with the help of QCA has emerged as a fantastic approach in the design and implementation of the device that provides the desired characteristics and performance. The demonstration of the QCA technology has been done simply by implementing it with Quantum Dots i.e. metal dots at quite predominant range of the parameters, say, temperature, pressure, etc.

It means that these metal dots has been used in the design of various basic blocks or modules of this system such as QCA based wires, logic gates, memories, and reversible gates. As per Moore's law, it has been seen that after every ten years the density of the components fabricated on the chip gets almost doubled that becomes the most significant limitations of the CMOS Technology. In other words, it has been observed that size and area of the fabricated board keeps on increasing that in turn increases the overall size of the processor. Due to this reason, the power dissipation i.e. loss of energy is quite large in this technology, delay is also quite huge. All these limitations are taken care by simply making use of QCA tools that operate in the range of nanoscale. In this technology, the fabrication techniques of the chips played quite dominant role with the desired performance such as preparation of dyes for the ICs which includes quite complex structure and resistant to various degradation methods. The fabrication process of the ICs includes the standard techniques as compared to the conventional methods of separating the impurities such as oxidation, membrane separation, precipitation, etc.

An important problem of the design and implementation of reversible logic based universal shift register for a quantum processor, especially, the ALU of desired bit. In the context of designing the highly efficient

ALU, one has to formulate the study and implementation of the important modules of the ALU such as comparator, shift register, logic gates, memories, etc. with the help of the reversible computing. In this discussion, the problem has been based on designing and implementing a reversible logic based shift register that is bidirectional in nature. Now in order to obtain the understanding of this technique, one has to obtain the comparative analysis of this concept with the prevailing technology i.e. CMOS Technology. For the proper understanding of this technology, one has to discuss the development process of this technique with the help of ITRS in the scale of 45nm [1-6].

2. QUANTUM CELLULAR AUTOMATA (QCA)

With the development of this technology in the nano scale range, various devices have been designed and implemented which in turn becomes the basic building blocks of most of the system, say, ALU which is designed for quantum processors. Few of the most commonly used devices based on this system are discussed below with help of figures. It is commonly used in the circuits based on nano technology i.e. in nanometre scale with an innovative feature of bonding the charge carriers in more than one dimension. In this topology, the charges are contained in this circuit due to its potential energy. The typical examples of the quantum dots are shown in the below figure 1(b) [7-11].

The basic logical unit which behaves as the most commonly used element in the quantum computational automata (QCA) as shown in below figure 1(a). On the basis of the performances and results obtained with the use of this device i.e. QCA in nanoscale of the frequency of the input signal as compared to the 45 nm CMOS technology. This technology has proved to be the best alternative of the devices like the transistors, silicon, and CMOS paradigm with the quantum elements i.e. QCA well of quantum energy [12].




Figure 1. (a) QCA (b) Single Cell. Source: (Sabbaghi-Nadooshan, et al).

The quantum computing is implemented simply by controlling the tunnelling phenomenon of the charges with the help of four phase clock signal of the cell that has been used in the development of the system as shown in the below fig 2 [14-15].




Figure 2. QCA Clockwise Sequencing. Source: (Liu W , et al).

QCA Wires as shown in below figure 3.




Figure 3. (a) 90° Orientation (b) 45° Orientation of the Cell. Source: (Jagarlamudi HS, et al).

Majority gate i.e. a three inputs A, B and C device using four quantum cells as shown in below figure 4. These cells are oriented with the charge orientation based logic values i.e. 0 and 1 with the corresponding input and out terminals. The operational behaviour of this majority has been explained with the help of below given equation 1 [18-19].




Figure 4. M-Gate. Source: (Shamsabadi AS, et al).

$$M(A, B, C) = AB + AC + BC \quad (1)$$

Logical gates as shown in below figure 5.




Figure 5. Logic Gates using QCA. Source: (Ganesh EN, et al).

QCA Based Memories as shown in the below given fig 6 [22].




Figure 5. Line based QCA Memory. Source: (Walus K, et al).

These gates operating on reversible computing have equal number of inputs and outputs as compared to the traditional gates and have bi-mappings between input vectors and output vectors; consequently the input data can be recreated from the output vector states. A reversible gate with n inputs and n output is known as n * n gate as shown in below figure 7. Feynman Gate is a 2 * 2 reversible gate as shown in the below fig 7 which is also known as CNOT, i.e., controlled NOT Gate. The input (A, B) and output (P, Q) relation is as follows i.e. [24-25].

$$P = A \quad (2)$$

$$Q = A \oplus B \quad (3)$$

On the contrary, Fredkin gate is a (3*3) conservative reversible gate as shown in the below figure 8. The relation between input vectors and its output vectors is as follows.

$$P = A \quad (4)$$

$$Q = \bar{A}B + AC \quad (5)$$

$$R = AB + \bar{A}C \quad (6)$$




Figure 7. Feynman Gate.




Figure 8. Fredkin Gate. Source: (H. Thapliyal, et al).

3. REVERSIBLE COMPUTING BASED SHIFT REGISTER MEMORY

On the basis of the above discussion about the performance of the reversible logic based gates as compared to the traditional gates, there are

ample circuits that have been implemented for the quantum system. Out of these, the author has discussed the behaviour of the shift register based memory cell which proves to be the most valuable module of the quantum processors. The typical design of the memory cell i.e. shift register is shown in the above given figure 9 [27]




Figure 9. Basic Diagram of Shift Register Memory. Source: (H. Thapliyal, et al).

$$X = \left(\left(\frac{R}{W} \right)' . D + \left(\frac{R}{W} \right) D' \right) = X \odot D \quad (6)$$

$$Y = D \quad (7)$$

4. PROPOSED UNIVERSAL SHIFT REGISTER MODEL FOR QUANTUM PROCESSORS

Reversible Universal Shift Register for Quantum Processor (ALU):

In this discussion, the author has extended the above discussion of designing and implementing the shift registers which is capable of rotating in both left and right direction with the reversible logic gates. In this discussion, reversible computing based Delay Flip Flop and 4:1 multiplexer has been used to obtain the circuit design. The efficiency of this proposed circuit has been evaluated using QCA and an analysis can be obtain with the reference circuit on the basis of the number of cell i.e. density of the circuit, data transferring speed i.e. delay, etc. The below

given 10 and 11 shows the design of the circuit using the QCA tool. Here the fig 10 shows 4-bit shift register which has been design by making use of 4:1 MUX and four stages of the Delay Flip Flop with the PIPO data flow. Similarly, the below given fig 11 provides us an alternative approach of the design of the proposed circuit with the help of the reversible gates i.e. 8:1 MUX and eight stages of Delay Flip Flops.




Figure 10. Proposed Circuit (Universal Shift) PIPO-4-Bit.




Figure 11. Proposed Circuit (Universal Shift) PIPO-8-Bit.




Figure 12. Proposed Circuit (Universal Shift) SIPO 4-Bit.

The above fig 12 shows another configuration of designing the proposed model with SIPO data flow tendency with the use of Delay Flip Flops.

Reversible Logic Gates Based D Flip Flop:

Another technique of designing the circuit of Delay Flip Flop has been considered for the quantum processors, especially, the modules which are dominant for the design of ALU. The below given figure 13 shows the Delay Flip Flop using the QCA Designer Tool 2.0.



Figure 13. QCA Implementation of D Flip Flop used in Proposed Circuit.

Reversible 4:1 Multiplexer Using QCA Tool:

The below given fig 14 (a) and 14 (b) shows the schematic arrangement of the 4:1 MUX so as to obtain the desired performance in terms of switching the desired input at the output of the circuit. This circuit has been proven to be the most predominant module of the shift register of the ALU designed primarily for the quantum processors.




Figure 14. Schematic Circuit & QCA Implementation of 4: 1 MUX used in Proposed Circuit.

5. SIMULATION RESULTS & DISCUSSIONS

The performance of the proposed model discussed on the basis of the most pre-dominant parameters of the reversible logic based shift register i.e. area of the cell, number of cells used, delay i.e. speed of the data transmission between output and input of the circuit. Thus, on the basis of the behaviour of these parameters, using QCA Designer Tool 2.0, writing the codes for the structure behaviour of the proposed model using VHDL and Verilog codes. In this proposed circuit, the author has made the use of the reversible gates with best efficiency i.e. Fredkin & Feynman gates. From this simulation as shown in fig 15, it has been observed that the power dissipation or the loss of information of these two reversible gates is quite less as compared to others. Due to this reason, these gates are quite common in use for the development of various modules of the quantum processors. These reversible gates have

got a limitation due to tunnelling effect of the energy which in turn causes the increase in the power dissipation. This discussion of the author has been supported with the help of below give table 1 and fig 16 that gives the information of the power dissipation of the proposed model with respect to the circuits of the reference work done by others.




Figure 15. Simulation results of the Proposed Circuit using QCA Designer Tool.




Figure 16. Power & Energy Analysis of the Proposed Model.

This discussion based on the performance of the proposed circuit of universal shift register has been carried out on the basis of the delay comparison, cell count comparison, area comparison has been simulated with the use of some suitable software as shown in below fig 17.

Table 1. Power Dissipation in Proposed Model using Reversible Logic Gates

Proposed QCA Based Model	Power Dissipated at T=2°K (meV)			
	0.25Ek	0.5Ek	0.75Ek	1Ek
Feynman Gate	58.4	63.4	70.9	79.6
Fredkin Gate	208.6	215.6	226.6	239.6
Reversible 4:1 MUX	267	279	297.5	318.8
Reversible D Flip flop	742.6	773.6	821.6	876.8
Reversible Universal Shift Register	651.2	648.2	676.2	688.2

Source: .

The below given figure 17 gives the behaviour of the universal circuit with the reference work carried out by other researchers in terms of the temperature with a mean polarization of the quantum cells i.e. XE-001 neV.




Figure 17. Comparison of the Proposed Model with Reference Model in terms of Temperature .

From the above discussions, it has been found that the power dissipation and the loss of energy of the proposed circuit using majority gates using the reversible computing ability. On this basis of these all, the author has

concluded with the simulated result supported by Table 1 providing the comparative analysis on the basis of the considered parameters.




Figure 18. Overall Performance Based Simulation Results of the Proposed Model.

The above figure 18 shows the overall performance of the proposed model of the universal shift register for the quantum processor, i.e. the ALU which is using the reversible logic based computing as compared to the 45 nm CMOS Technology.

6. CONCLUSION FINDINGS & DISCUSSIONS

In this paper, the author has undergone with a non-exhaustive literature survey so as to obtain the problem enunciation of this problem. In this process, the author has taken the most dominant parameters i.e. number of cells, delay and area of the quantum cells of the reversible gates to design and implement an innovative circuit of universal shift register that can be used for the design of ALU of the quantum processor. In this context, the author has made the use of the circuit of 4:1 multiplexer in addition to the reversible gate based D flip flop in order to design and

implement the 4-bit as well as 8-bit shift register with SIPO and PIPO based data transmission. This proposed circuit which acts as an alternative to the CMOS technology, has been analyzed for a typical range of the power dissipation (650-750 meV), temperature range (1°K-10°K).

7. ACKNOWLEDGEMENTS

The author is thankful to Hon'ble C-VI (Additional President, RBEF and Chairman AUUP, Lucknow Campus), Maj. Gen. K. K. Ohri, AVSM, Retd. (Ex-Pro VC), Amity University, Lucknow Campus, Prof. (Dr.) Sunil Dhaneshwar, Pro-VC Amity University, Lucknow Campus, Prof. (Dr.) Arun Gupta, Chairman, MIER Group, Dr. Renu Gupta, Vice-Chairman, MIER Group, Prof (Dr.) Ankur Gupta, Director, MIET Jammu, Wg. Cdr. Dr. Anil Kumar, Retd. (Director, ASET), Prof. Preeta Sharan, Professor & Co-Guide, The Oxford College of Engineering, Bengaluru, Mr. Jamini Sharma, HoD, ECE, MIET, Jammu for their support in carrying out the research work efficiently.

8. REFERENCES

Rajinder Tiwari, Anil Kumar, Preeta Sharan “Performance Analysis of Universal Circuit for Reversible ALU using QCA & CMOS Technology” International Journal of Engineering & Technology (UAE), Vol: 7 No: 4.38, 2018, pp no: 732-736, DOI: 10.14419/ijet.v7i4.38.25775

Rajinder Tiwari, Deepika Bastawade, Preeta Sharan, Anil Kumar, “Performance Analysis of Reversible ALU in QCA” Indian Journal of Science & Technology, vol: 10(29), pp: 01-05, 2017.

Rajinder Tiwari, Anil Kumar, Preeta Sharan “Design and Implementation of 4:1 Multiplexer for Reversible ALU using QCA” published in the proceeding of 2nd International Conference

Microelectronics and Telecommunication Engineering (ICMETE 2018), **ISBN No:** 978-1-5386-6918-1 PP No: 191-196. 978-1-5386-6918-1/18/\$31.00 ©2018 IEEE

Tiwari R. (2019), A Novice Approach to Implementation of System on Chip Based Smart CMOS Sensor for Quantum Computing Based Applications. In: Nath V., Mandal J. (eds) Proceedings of the Second International Conference on Microelectronics, Computing and Communication Systems (MCCS 2017). Lecture Notes in Electrical Engineering, vol. 476, Springer Singapore.

R. Singh and M. K. Pandey, Design and optimization of sequential counters using a novel reversible gate, International Conference on Computing, Communication and Automation, 2016.

Sheikhfaal S, Angizi S, Sarmadi S, Moaiyeri MH, Sayedsalehi S. Microelectron J 2015;46:462–71.

Das JC, Bikash D, De D. Quantum Matter 2015; 4:1–14.

Das JC, De D. IETE J Res 2015; 61(3): 223–9.

Roohi A, Khademolhosseini H. Rev Theor Sci 2014; 2(1): 46–76.

Ghosh B, Agarwal A, Akram MW. Quantum Matter 2014; 3 (5): 448–53.

DiLabio Gino A, Wolkow Robert A, Pitters Jason L, Piva Paul G. Atomistic quantum dots. U.S. Patent Application 14/448,899, filed July 31; 2014.

Chabi AM, Sayedsalehi S, Angizi S, Navi K. Int Scholarly Res Notices 2014; 2014.

Sabbaghi-Nadooshan R, Kianpour M. J Comput Electron 2014;13(1):198–210.

Datta Suman. Electrochem Soc Interface 2013; 22:41–6.

H. Thapliyal, N. Ranganathan and S. Kotiyal, Design of testable reversible sequential circuits, IEEE Trans. Very Large Scale Integrated (VLSI) Systems, vol.21, no.7, 2013.

Liu W, Srivastava S, Lu L, O’Neill M’aire, Swartzlander EE. IEEE Trans Nanotechnol 2012;11:1239–51.

Jagarlamudi HS, Saha M, Jagarlamudi PK. World Acad Sci Eng Technol 2011; 60.

V. Rajmohan and V. Ranganathan, Design of counters using reversible logic, Proc. of the 3rd IEEE International Conference on Electronics Computer Technology, pp.138-142, 2011.

Roohi A, Khademolhosseini H, Sayedsalehi S, Navi K. Int J Comput Sci Issue (IJCSI) 2011;8(6).

Shamsabadi AS, Ghahfarokhi BS, Zamanifar K, Movahedinia N. J Syst Architect 2009;55:180–7.

Ganesh EN, Kishore L, Rangachar MJS. Int J Nanotechnol Appl 2008; 2(1).

Morris Mano M. Digital logic and computer design PHI. Los Angeles: California State University; 2004.

Walus K, Dysart TJ, Jullien GA, Budiman RA. IEEE Trans Nanotechnol 2004; 3(1):26–31.

Morris Mano M. Computer system architecture. 3rd ed. Los Angeles: California State University; 2001.

H. Thapliyal, N. Ranganathan and S. Kotiyal, Design of testable reversible sequential circuits, IEEE Trans. Very Large Scale Integrated (VLSI) Systems, vol.21, no.7, 2013.

Md. B. Ali, Md. M. Hossin and Md. E. Ullah, Design of reversible sequential circuit using reversible logic synthesis, International Journal of VLSI Design & Communication Systems (VLSICS), vol.2, no.4, 2011.

H. Thapliyal, M. B. Srinivas and M. Zwolinski, A beginning in the reversible logic synthesis of sequential circuits, Proc. of Intl. Conf. on the Military and Aerospace Programmable Logic Devices, Washington, 2005.

R. Singh and M. K. Pandey, Design and optimization of sequential counters using a novel reversible gate, International Conference on Computing, Communication and Automation, 2016.